Technical update
Introducing the world’s first low-latency QEC experiment
There are two very real requirements for quantum error correction (QEC) at scale: we need real-time QEC on real hardware. Riverlane demonstrated low-latency feedback with a scalable FPGA decoder integrated into the control system of one of Rigetti’s superconducting quantum processors.
Blog
How can physicists scale their Sinara qubit control systems at low risk?
Technical update
New research to help us more effectively model chaos with better quantum algorithms
Blog
The hidden costs of homegrown qubit control systems
Press release
Riverlane opens US headquarters in Cambridge, MA
Press release
Riverlane research shows potential to cut quantum drug simulation time from over 1,000 years to a few days
Press release
Riverlane unveils breakthrough in quantum error correction
Technical update
Riverlane publishes landmark paper towards useful, scalable quantum computing
Blog
The Era of Design
Blog
The path to useful quantum computers with error correction
Blog
When is the right time for quantum computer makers to explore error correction?
Blog
Nine areas where quantum computers could have transformational future impact on drug discovery
Blog
Why you should consider a career in quantum computing
Blog
Riverlane presents ‘Beyond NISQ: Defining the roadmap to error-corrected quantum computers’
Blog
Benchmarking: a quantum-computing building block
Blog
Riverlane’s top tips for an internship application in quantum computing
Press release
Riverlane and Rigetti Computing launch partnership to tackle error correction on superconducting quantum computers
Press release
Riverlane, ColdQuanta and University of Wisconsin–Madison Achieve Multi-Qubit Entanglement and Algorithms on a Programmable Neutral Atom Quantum Computer
Blog